What is via covering in PCB?

Posted by

Introduction to PCB Vias

Printed Circuit Boards (PCBs) are essential components in modern electronics. They provide a platform for mounting and interconnecting electronic components using conductive tracks, pads, and other features. One crucial aspect of PCB design is the use of vias, which are small holes drilled through the board to allow electrical connections between different layers of the PCB.

What are PCB Vias?

PCB vias are conductive pathways that allow signals to pass from one layer of a PCB to another. They are created by drilling holes through the board and then plating them with a conductive material, typically copper. Vias enable designers to create complex multi-layer PCB designs while maintaining efficient electrical connections between components on different layers.

Types of PCB Vias

There are several types of vias used in PCB design, each serving a specific purpose:

  1. Through Hole Vias: These vias go through all layers of the PCB, from the top to the bottom.
  2. Blind Vias: Blind vias start from either the top or bottom layer and terminate at an inner layer, without going through the entire board.
  3. Buried Vias: Buried vias connect inner layers of the PCB without reaching the top or bottom layer.
  4. Micro Vias: These are small vias, typically less than 0.15mm in diameter, used for high-density interconnects.

The Need for Via Covering

While vias are essential for creating multi-layer PCB designs, they can also introduce some challenges. One significant issue is the potential for contamination or damage to the vias during the manufacturing process or in the operating environment.

Contamination and Corrosion

Exposed vias can be susceptible to contamination from various sources, such as:

  • Dust and debris
  • Moisture
  • Chemicals used in the manufacturing process

Contamination can lead to corrosion of the via plating, which can compromise the electrical integrity of the connection. Corroded vias can cause signal degradation, intermittent connections, or even complete failure of the circuit.

Mechanical Damage

Vias can also be vulnerable to mechanical damage, especially during the handling and assembly of the PCB. Unprotected vias can be damaged by:

  • Scratches or abrasions
  • Impact from tools or components
  • Stress from bending or flexing the board

Mechanical damage to vias can result in broken or disconnected electrical paths, leading to circuit malfunction.

PCB Via Covering Techniques

To mitigate the risks associated with exposed vias, PCB designers employ various via covering techniques. These methods aim to protect the vias from contamination and mechanical damage while maintaining good electrical conductivity.

Solder Mask Via Covering

One common method for covering vias is to use solder mask, a polymer coating applied to the PCB surface. Solder mask serves several purposes:

  • Insulates the copper traces
  • Protects against oxidation and corrosion
  • Prevents solder bridges during assembly

When applying solder mask over vias, there are two main approaches:

  1. Tented Vias: In this method, the solder mask completely covers the via, creating a sealed “tent” over the hole. Tented vias provide excellent protection against contamination but may hinder electrical testing and probing.

  2. Plugged Vias: Plugged vias involve partially filling the via hole with solder mask before applying the coating over the surface. This approach allows for electrical testing while still offering protection against contamination.

Via Covering Method Advantages Disadvantages
Tented Vias – Excellent contamination protection
– Smooth surface finish
– Difficult to test and probe
– May trap air bubbles
Plugged Vias – Allows for electrical testing
– Good contamination protection
– Requires additional process steps
– Potential for incomplete filling

Conductive Via Filling

Another approach to via covering is to fill the vias with a conductive material, such as copper or silver-filled epoxy. This method provides both protection and enhanced electrical performance.

Copper Via Filling

Copper via filling involves plating additional copper into the via hole until it is completely filled. This process creates a solid, conductive path through the via, offering several benefits:

However, copper via filling can be a time-consuming and costly process, especially for high-density PCB designs with numerous vias.

Conductive Epoxy Via Filling

An alternative to copper filling is to use conductive epoxy, a polymer-based material loaded with conductive particles (e.g., silver, gold, or copper). Conductive epoxy is applied to the vias and then cured, creating a solid, conductive fill.

Conductive epoxy via filling offers several advantages:

  • Lower cost compared to copper filling
  • Faster processing times
  • Compatibility with a wide range of via sizes

However, conductive epoxy may have higher electrical resistance than solid copper and may be more susceptible to thermal expansion mismatches.

Via Filling Method Advantages Disadvantages
Copper Via Filling – Excellent conductivity
– Improved signal integrity
– Enhanced thermal performance
– Time-consuming process
– Higher cost
– Challenging for high-density designs
Conductive Epoxy Via Filling – Lower cost
– Faster processing
– Compatible with various via sizes
– Higher electrical resistance
– Potential thermal expansion mismatches

Selecting the Right Via Covering Method

When choosing a via covering method for a PCB design, several factors should be considered:

  1. Electrical Requirements: Consider the signal integrity, impedance, and conductivity needs of the circuit.
  2. Environmental Conditions: Assess the expected operating environment and potential exposure to contaminants or mechanical stress.
  3. Manufacturing Constraints: Evaluate the available manufacturing processes, equipment, and materials.
  4. Cost and Time: Consider the budget and time constraints for the project.

By carefully weighing these factors, PCB designers can select the most appropriate via covering technique for their specific application.

Frequently Asked Questions (FAQ)

  1. What is the purpose of via covering in PCBs?
  2. Via covering protects vias from contamination, corrosion, and mechanical damage while maintaining good electrical conductivity.

  3. What are the main via covering techniques?

  4. The main via covering techniques are solder mask covering (tented or plugged vias) and conductive via filling (copper or conductive epoxy).

  5. What are the advantages of copper via filling?

  6. Copper via filling offers improved signal integrity, reduced impedance mismatch, and enhanced thermal conductivity.

  7. Is conductive epoxy via filling less expensive than copper filling?

  8. Yes, conductive epoxy via filling is generally less expensive and faster than copper filling, but it may have higher electrical resistance.

  9. How do I choose the right via covering method for my PCB design?

  10. Consider the electrical requirements, environmental conditions, manufacturing constraints, and cost and time factors when selecting a via covering method for your specific application.


Via covering is a critical aspect of PCB design, ensuring the reliability and performance of electronic circuits. By protecting vias from contamination and mechanical damage, via covering techniques help maintain the electrical integrity of the connections between layers in a multi-layer PCB.

Solder mask covering and conductive via filling are the two main approaches to via covering, each with its own advantages and disadvantages. PCB designers must carefully consider the specific requirements of their application when selecting the most appropriate via covering method.

As PCB technology continues to advance, with increasing complexity and miniaturization, effective via covering will remain an essential part of the design process. By understanding the available techniques and their trade-offs, designers can create robust, reliable, and high-performance PCBs for a wide range of applications.